

# Implementation of Low Power Rail-To-Rail Dynamic Latch Comparator With Modified Adaptive Power Control Technique

Vijay Savani and N. M. Devashrayee

**Abstract**—this paper presents a modified technique of power reduction for the preamplifier based dynamic latch comparator. The comparator presented is having a preamplifier followed by dynamic latch topology based comparator. The dynamic latch is consisting of cross coupled inverters to achieve high speed and at a same time, preamplifier helps to reduce kickback effect. Moreover, a modified power control technique is presented to minimize the power consumption. The implemented design is a rail to rail input range and low power, which can be suitably used in low-to-medium speed Analog to Digital converters. Said design is implemented in 90nm technology using HSPICE. The simulation results have shown that the power consumption of comparator is  $916.9\mu\text{W}$  at the clock frequency of 200MHz and 1V supply voltage with a delay of 80.3ps.

**Index Terms** – CMOS, Analog-to-Digital convertor, Dynamic Latch Comparator, Adaptive Power Control, VLSI, Low Power.

## I. INTRODUCTION

Over past many years, growing interest for low-power and high speed analog-to-digital converters (ADC) has been a major force driving the semiconductor industry toward increased integration of functional blocks with in a single integrated circuit. Low power electronics devices nowadays are essential in many of the systems like biomedical instruments, mobile devices and others portable battery operated devices. Environment surrounding us being analog in nature while its processing part is in digital domain. So, analog-to-digital converters (ADCs) play vital role in conversion of data from one domain to the other [9-11]. Small power consumption and less propagation delay are the need of the day and one of the ways to achieve this is technology scaling in terms of channel length. Scaling down the feature size of the transistor is not the straight forward process due to the various fabrication complexities and constrains. Reduction in the feature size tends to reduce the supply voltage which in turn limits the maximum input voltage swing. Component mismatch and random noise are also factors those affect the performance of system. All of above are the main concern for Voltage comparator circuit. The overall performance of ADC is solely depends on the comparator design. The comparator must poses ability to resolve the input difference as fast as possible. Moreover, it should consume less power and should have high sensitivity for good resolution [8], [22-24].

The preamplifier in the design is being used for increasing the signal level and ultimately the resolution. It also helps to reduce the effect of kick-back noise. There are basically two types of latch namely static and dynamic, which can be used in

Vijay Savani and N. M. Devashrayee are with Electronics and Communication Engineering Department, Institute of Technology, Nirma University, Ahmedabad 382 481, Gujarat, India.  
(Email: vijay.savani@nirmauni.ac.in, nmd@nirmauni.ac.in)

comparators. Dynamic latch based comparator is extensively used in analog and mixed-signal circuits to compare two analog input voltages to generate a binary output. The latch is mainly used, (i) to increase the output voltage level to a valid logic level, (ii) to provide gain and (iii) to increase the decision time and hence the speed. Thanks to its power efficiency, the dynamic latched based comparator is currently the most widely used architecture [12-13], [19-20], [24].




Fig. 1. Conventional Static Latch Comparator




Fig. 2. Conventional Dynamic Latch Comparator

The schematic diagram of conventional static latch comparator and dynamic latch comparator is shown in the Fig. 1 and Fig. 2 respectively [3-5], [7] [17]. In static latch comparator, there is no clock/switch so its power consumption is high compared to the counterpart i.e. dynamic comparator, which possess the clock/switch. In dynamic comparator, when the clk is at low level, the comparator is said to be in reset state and the outputs are reset to V<sub>DD</sub>. When the clk signal changes to high logic level, evaluation/regeneration state starts and cross coupled inverter forces one of the output node to ground and other to attain V<sub>DD</sub>, depending on the input signal values. Because of the abrupt changes at output, spike will be generated at the drain of input transistor, which is normally referred as a kick back noise [6], [14-16]. Static latch based comparator is not suffering from this phenomena, but the power consumption is larger in the static latch comparator.

During regeneration phase the conventional preamplifier based dynamic comparator consumes power and that would be during half of the clock cycle. Once the decision is being taken place, if these preamplifier is made turned off during the regeneration phase, instead of during entire half period then the power efficiency will increase with reduced power consumption.




Fig. 3. Adaptive power reduction concept controlled by APC

Fig. 3 shows the technique of power reduction called Adaptive Power Control (APC) [7], [17]. The APC circuit will detect the valid output and generate the control signal i.e. APC signal to turn off the preamplifier section as soon as the decision takes place and reduces the power.

In this paper, a modified adaptive power control technique (APC) is presented and compared with the existing adaptive power control topologies along with existing comparator topology of ref [5] [18]. The presented comparator basically consists of PMOS type and NMOS type differential pairs as a preamplifier followed by a dynamic latch to enhance the decision making speed. A modification in the adaptive (dynamic) power control circuit topology is proposed, which is used to reduce the power consumption with the power efficiency of 98.41%.

Rest of this paper is organized as follows: Section II gives idea about previous two comparator architectures and different power reduction circuit topologies. The proposed modified

adaptive power reduction circuit topology is discussed in the Section III. Simulation results are described in Section IV. Finally, conclusion is drawn in Section V.

II. RAIL-TO-RAIL COMPARATORS TOPOLOGIES

The static latch based comparator has more power consumption than the dynamic latch based comparator, as it suffers from the static current flow during the entire operation. The basic circuit topology of static latch based comparator is shown in Fig. 1. Not only power inefficiency, but it also suffers from some other drawbacks like limited input range (V<sub>th</sub> to V<sub>DD</sub>) and the kick-back noise [3], [5-7].




Fig. 4. Schematic of comparator

Preamplifier and latch based comparator schematic is shown in the Fig. 4 [21]. There is no switch available in the preamplifier section of the comparator. The voltage variation at the drain of input transistor is small compared to the topology that have switch in preamplifier section, which results in low kick-back noise. On the other hand, no switch in amplifier section results into more power consumption. As mentioned earlier, Adaptive Power Control Circuit (APC) can help reducing the power consumption.

Two different structures of the preamplifier and dynamic latch based comparator are discussed in following sub sections and the comparator topology of ref [5], [17] is being used with modified adaptive power control technique for implementation in this paper.

A. RAIL-TO-RAIL COPARATOR WITH ADAPTIVE POWER CONTROL USING D FLIP-FLOP

The rail-to-rail comparator topology and the APC configuration circuit are shown in the Fig. 5 and Fig. 6 respectively [7] [18]. Basically, adaptive power control (APC) blocks cut off the DC power supply of the comparator configuration once the decision is made (completed) in evaluation phase. It avoids the static current flow in the circuit and ultimately helps to reduce overall power consumption [7], [18].

The good parts of this comparator topology is that as there is no reset transistor switch in the preamplifier stage, the voltage swing at the drain of the input differential transistor is very small and the configuration has less kick back noise [7]. Even though

this APC cuts off the DC supply in the first stage of comparator i.e. preamplifier, there are some drawbacks of the topology. One of them is, the large amount of leakage current flows in the second stage i.e. dynamic latch and output buffer during the reset phase. Other is, output terminals O+ and O- are settled down to the potential in between Vdd and ground, which floats the transistors (i.e. P5-P8) and hence the output buffer cannot be fully turned off during reset phase. Because of mentioned phenomena there is a large leakage current, which flows in the latch stage adds more power consumption and ultimately overall power consumption of the comparator increases.

Apart from these problems, the second issue is related to the APC circuit. The APC block helps reducing power consumption in the preamplifier stage, but the APC block itself is very complex, requires more MOS transistors and consumes more power.

stage i.e. the preamplifier. Transistors P5, P6, N7, N8 form the second stage i.e. dynamic latch stage. Transistors N1, N2, P1 and P2 form input differential amplifier configuration having rail-to-rail input range.

When the clk is at low value, the circuit is in the first half (reset phase) and transistors N5-6, NS1-2 are turned off and the transistors (reset transistors) P7 and P8 are switched on. This make sure that there is no static current in reset phase. In the second half (evaluation phase) of the when the clk is high, transistors P7, P8 are turned off and transistors N5-6, NS1-2 are switched on. Differential pair and the latch stages are in conduction mode at starting of evaluation phase. The input differential voltage is converted in to the equivalent differential current and it is being mirrored to the regenerative dynamic latch stage. Thanks to the strong positive feedback of the latch, which makes it possible to regenerate the small input differential voltage into a full swing output voltage.




Fig. 5. Schematic of rail-to-rail comparator




Fig. 7. Modified rail-to-rail comparator




Fig. 6. Adaptive Power Control topology using D Flip-Flop

**B. RAIL-TO-RAIL COMPARATOR WITH ADAPTIVE POWER CONTROL USING TWO EX-OR GATES**

The circuit configuration of the modified rail-to-rail comparator is shown in the Fig. 7 [5]. The new APC topology using two EXOR gate is shown in the Fig. 8 [5]. In the circuit topology of Fig. 7, transistors N1, N2, N3, N4 and P1, P2, P3, P4 make first




Fig. 8. Schematic APC topology using two XOR gates

After the evaluation is being taken place, output triggers adaptive power control block. When clk is at low logic level (the circuit is in the reset phase), output nodes O+ and O- are pulled to Vdd by means of reset transistors P7-P8 and hence, the output of EXOR1 gate is low. In this mode the output of the EXOR2 gate follows the input clk. The moment the clk is changed from low ('0') to high ('1'), APC signal also changes to high logic level. As APC signal is high, the preamplifier stage turns on from off. After the evaluation is being taken place, one of the output node becomes Vdd and other becomes ground and output of XOR1 becomes high. After these, the APC signal turns into low state because both the input terminals of the XOR2 are high.

Once the APC signal becomes low, it turns off the DC supply of the preamplifier. The various signal states of outputs, clock and the APC signal under various conditions are shown in Table I.

TABLE I  
SIGNAL STATE OF VARIOUS TERMINALS

Clk	Output+	Output-	APC	State
0	1	1	Clk	Reset
0 to 1	0	1	0 to 1 to 0	Evaluated
0 to 1	1	0	0 to 1 to 0	Evaluated

The simulated waveforms of the Adaptive Power Control signal is shown in Fig. 9. There are two APC signals being generated during each clock cycle, one is during evaluation phase and another during the reset phase. The width of the APC pulse during the reset phase is of short duration, because the output nodes are reset to Vdd during reset phase by two PMOS transistors P7-P8. Second APC signal is generated at beginning of the falling edge of the Clk. This APC signal has very short duration span and magnitude, as a result the power added by this second pulse is very small. Furthermore, this second pulse can also be removed by adding extra logic circuitry into the APC block, but the power added by this extra logic compensated by not adding it into the circuit.




Fig. 9. Simulated Waveform of APC signal

III. THE COMPARATOR WITH PROPOSED MODIFIED ADAPTIVE POWER CONTROL CIRCUIT

For the implementation and verification of modified Adaptive Power Control topology, the circuit topology shown in Fig. 7 is used as a comparator. Fig. 10 shows the configuration of modified APC block. The APC circuit is implemented using only one NAND gate and one inverter.

The functionality of the modified APC block is as follow: After the evaluation is being done, output triggers adaptive power control block. In the reset phase, clock is low and the output terminals are being pulled to Vdd by the reset transistors and as a result, output of NAND gate is HIGH. Evaluation phase begins when the clock becomes high. As the clock is changing from low to high the output of NAND gate becomes LOW. Moment the evaluation is being done, one output terminal is at

Vdd and other is at Ground, as a result the output of the NAND gate turns into HIGH state. Though the DC power supply controlling switches in the preamplifier is NMOS device, the output of the NAND gate is inverted to get the final APC signal, which becomes input to the transistors NS1 and NS2.




Fig. 10. Modified Adaptive Power Control topology

The signal state of various terminals i.e. output, clock, APC signal and APC' signal under various conditions are shown in Table I.

TABLE II  
SIGNAL STATE OF VARIOUS TERMINALS

Clk	Out put +	Out put -	APC	APC'	State
0	1	1	1	0	Reset
0 to 1	1	0	1 to 0 to 1	0 to 1 to 0	Evaluated
0 to 1	0	1	1 to 0 to 1	0 to 1 to 0	Evaluated

Table III shows the comparison of the total no. of required MOS transistors and power consumption of ref [5] and modified APC block with modified rail-to-rail comparator. Simulation result shows that the power consumption of the APC block is 789.67μW in case of the APC block of ref [5] whereas for the modified APC block it is 131.60μW. Result shows that the significant reduction in the power consumption is achieved by APC block.

TABLE III  
COMPARISON OF APC [5] AND MODIFIED APC

APC Configuration	No of MOS transistor	Power Consumption (APC Block only)
APC Ref [5]	32	789.67 μW
Modified APC	8	131.60 μW

IV. SIMULATION RESULTS

Fig. 11 shows the simulation results of APC signal of modified APC block and the Fig. 12 shows the transient simulation results of complete configuration.




Fig. 11. Waveform of modified APC.




Fig. 12. Transient results of comparator with modified APC

The comparator with modified APC block is implemented in 90nm CMOS technology. The power consumption of the proposed configuration is 916.9μW at a frequency of 200MHz. The simulation results of power and delay are summarized in Table IV. Comparing the proposed structure with [5], [7] and [17], there is no static current flowing in the circuit and in addition to this, the adaptive power control circuit structure is much simpler, which gives rise to the lowest total power consumption amongst all these three circuits. Table summarizes the power consumption and delay of comparator [5], [17]

without APC, comparator with APC block [5], [17] and comparator with modified APC block.

TABLE IV  
POWER AND DELAY COMPARISON

Parameter	Comparator (Without APC)	Comparator With (OLD APC)	Comparator With (Modified APC)
Power (mW)	57.8	6.21	<b>0.9169</b>
Delay (ps)	96.67	52.19	<b>80.3</b>
<i>Technology=90nm, Supply Voltage=1V, Clock Frequency=200MHz, C<sub>L</sub>=0.005pF</i>			

The efficiency in terms of power-reduction can be expressed by means of Equation (1). In the equation P<sub>withoutAPC</sub> is the power dissipation of the comparator without APC block whereas P<sub>withAPC</sub> is the power dissipation of the comparator with APC block. Based on this formula the power efficiency of comparator [5] with old topology of APC block and with modified APC block is calculated and summarize in Table V.

$$\eta = 1 - \frac{P_{WithAPC}}{P_{withoutAPC}} \quad (1)$$

TABLE V  
POWER EFFICIENCY COMPARISON

Power Efficiency (OLD APC)	Power Efficiency (Modified APC)
89.25 %	98.41 %

V. CONCLUSION

The modified structure of the Adaptive Power Control structure is discussed. Existing topologies of APC block is compared with the proposed APC block and the power efficiency has been derived. The power efficiency of the comparator with existing APC block [5] [17] is 89.25%, whereas with the help of modified structure of APC block it has been increased to 98.41%. The proposed APC block can be used with comparator having preamplifier, to reduce the total power consumption of the circuit. The proposed structure consumes only 916.9μW at a frequency of 200MHz and delay of 80.3ps having 1V power supply.

VI. REFERENCES

- [1]. Allen, P. E., Holberg, D. R, CMOS Analog Circuit Design, New York, Oxford University Press, 2002.
- [2]. Baker, R. J., Harry, Li., Boyce, D, CMOS Circuit Design, Layout & Simulation, IEEE press series on microelectronic systems, 2005.
- [3]. P. Uthaichana and E. Leelarasmee, "Low power CMOS dynamic latch comparators," *TENCON 2003*.

- Conference on Convergent Technologies for the Asia-Pacific Region*, 2003, pp. 605-608 Vol.2.  
[doi: 10.1109/TENCON.2003.1273237]
- [4]. B. Liu, M. Kollarits, R. Veillette, J. Carletta and K. S. Lee, "A high-temperature comparator with rail-to-rail input voltage range," *2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)*, Columbus, OH, 2013, pp. 533-536  
[doi: 10.1109/MWSCAS.2013.6674703]
- [5]. S. Lan, C. Yuan, Y. Y. H. Lam and L. Siek, "An ultra low-power rail-to-rail comparator for ADC designs," *2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)*, Seoul, 2011, pp. 1-4  
[doi: 10.1109/MWSCAS.2011.6026511]
- [6]. P. M. Figueiredo and J. C. Vital, "Kickback noise reduction techniques for CMOS latched comparators," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 53, no. 7, pp. 541-545, July 2006.  
[doi: 10.1109/TCSII.2006.875308]
- [7]. S. M. Chin, C. C. Hsieh, C. F. Chiu and H. H. Tsai, "A new rail-to-rail comparator with adaptive power control for low power SAR ADCs in biomedical application," *Proceedings of 2010 IEEE International Symposium on Circuits and Systems*, Paris, 2010, pp. 1575-1578.  
[doi: 10.1109/ISCAS.2010.5537421]
- [8]. S. Babayan-Mashhadi and R. Lotfi, "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, no. 2, pp. 343-352, Feb. 2014. [doi: 10.1109/TVLSI.2013.2241799]
- [9]. D. Schinkel, and E. Mensink, *et al*, "A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier", ProRISC 2007, *18th Annual Workshop on Circuits, Systems and Signal Processing*, 29-30 November 2007, Veldhoven, the Netherlands (pp. pp. 89-94).
- [10]. D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl and B. Nauta, "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time," *2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers*, San Francisco, CA, 2007, pp. 314-605.  
[doi: 10.1109/ISSCC.2007.373420]
- [11]. S. Sheikhaei, S. Mirabbasi and A. Ivanov, "A 0.35  $\mu\text{m}$  CMOS comparator circuit for high-speed ADC applications," *2005 IEEE International Symposium on Circuits and Systems*, 2005, pp. 6134-6137 Vol. 6.  
[doi: 10.1109/ISCAS.2005.1466040]
- [12]. V. Savani and N. Devashrayee., "Design and Analysis of Source Current Effect on Pre-amplifier-Positive Feedback-based CMOS Comparator Using 90nm Technology," *Journal of VLSI Design Tools and Technology*, vol. 3, no. 3, pp. 16-26, 2013.
- [13]. V. Savani and N. Devashrayee., "Performance Analysis and Characterization of Shared Charge and Clocked-Latch based Comparator using 90-nm Technology," *Journal of VLSI Design Tools and Technology*, vol. 4, no. 3, pp. 20-26, 2014.
- [14]. C. Fayomi, G. I. Wirth, D. Binkley and A. Matsuzawa, "An experimental 0.6-V 57.5-fJ/conversion-step 250-kS/s 8-bit rail-to-rail successive approximation ADC in 0.18 $\mu\text{m}$  CMOS," *Electronics, Circuits, and Systems, 2009. ICECS 2009. 16th IEEE International Conference on*, Yasmine Hammamet, 2009, pp. 195-198.  
[doi: 10.1109/ICECS.2009.5410973.]
- [15]. Jia Chen, S. Kurachi, Shimin Shen, Haiwen Liu, T. Yoshimasu and Yong Ju Suh, "A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters," *IEEE International Symposium on Communications and Information Technology, 2005. ISCIT 2005.*, 2005, pp. 259-262.  
[doi: 10.1109/ISCIT.2005.1566845]
- [16]. P. M. Figueiredo and J. C. Vital, "Kickback noise reduction techniques for CMOS latched comparators," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 53, no. 7, pp. 541-545, July 2006.  
[doi: 10.1109/TCSII.2006.875308].
- [17]. H. Abbasizadeh, B. Samadpoor Rikan and K. Y. Lee, "A fully on-chip 25MHz PVT-compensation CMOS Relaxation Oscillator," *2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)*, Daejeon, 2015, pp. 241-245.  
[doi: 10.1109/VLSI-SoC.2015.7314423]
- [18]. O. Kursu and T. Rahkonen, "Integrated circuit for neural recording and stimulation," *NORCHIP, 2014*, Tampere, 2014, pp. 1-4. [doi: 10.1109/NORCHIP.2014.7004738.]
- [19]. B. Liu, M. Kollarits, R. Veillette, J. Carletta and K. S. Lee, "A high-temperature comparator with rail-to-rail input voltage range," *2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)*, Columbus, OH, 2013, pp. 533-536.  
[doi: 10.1109/MWSCAS.2013.6674703].
- [20]. H. Zhang, Y. Qin, S. Yang and Z. Hong, "Design of an ultra-low power SAR ADC for biomedical applications," *Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on*, Shanghai, 2010, pp. 460-462. [doi: 10.1109/ICSICT.2010.5667670].
- [21]. C. Fayomi, G. I. Wirth, D. Binkley and A. Matsuzawa, "An experimental 0.6-V 57.5-fJ/conversion-step 250-kS/s 8-bit rail-to-rail successive approximation ADC in 0.18 $\mu\text{m}$  CMOS," *Electronics, Circuits, and Systems, 2009. ICECS 2009. 16th IEEE International Conference on*, Yasmine Hammamet, 2009, pp. 195-198.  
[doi: 10.1109/ICECS.2009.5410973].
- [22]. P. Harpe, E. Cantatore and A. van Roermund, "A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step," in *IEEE Journal of Solid-State Circuits*, vol. 48, no. 12, pp. 3011-3018, Dec. 2013.  
[doi: 10.1109/JSSC.2013.227847].
- [23]. L. Chen, X. Tang, A. Sanyal, Y. Yoon, J. Cong and N. Sun, "A 10.5-b ENOB 645 nW 100kS/s SAR ADC with statistical estimation based noise reduction," *Custom Integrated Circuits Conference (CICC), 2015 IEEE*, San Jose, CA, 2015, pp. 1-4.  
[doi: 10.1109/CICC.2015.733849].

- [24]. V. Savani and N. M. Devashrayee, "Analysis & characterization of dual tail current based dynamic latch comparator with modified SR latch using 90nm technology," *VLSI Design and Test (VDAT)*, 2015 19th International Symposium on, Ahmedabad, 2015, pp. 1-2. [doi: 10.1109/ISVDAT.2015.7208136].



Vijay Savani is presently working as Assistant Professor with Electronics and Communication Engineering Department, Institute of Technology, Nirma University. He has received B. E. degree in Electronics & Communication Engineering in 2000, M. Tech. degree in VLSI Design in 2011

from the Institute of Technology, Nirma University and Pursuing Ph. D. degree from Nirma University. He has a wide teaching experience at both the under graduate (UG) and the post graduate (PG) levels. His areas of interest include Embedded System Design, Microelectronics, VLSI Design, Reconfigurable Architecture based Design and Microprocessor Architecture, etc. He is also associated with Computer Society of India, ISTE and VLSI Society of India. He has published more than 25 research articles in International/National journals and conferences.



Dr. Niranjan Devashrayee is presently working as a Professor and PG VLSI Design course at Electronics and Communication Engineering Department, Institute of Technology, Nirma University. He has received B.Sc. in Physics from Gujarat University in 1975, M.Sc. in Applied Physics from Faculty of Technology & Engineering, M. S. University,

Vadodara in 1977 and PhD (VLSI) from Kurukshetra University in 1990. He has a wide research experience of over 25 years as a Scientist in Central Electronics Research Institute (C.E.E.R.I., Pilani) in the area of Microelectronics, IC design and fabrication and more than 13 years of experience in teaching at PG level. He is recipient of Raman research fellowship award to participate in Post Doctorate program at Rensselaer Polytechnic Institute, Troy, New York. He has guided 6 Ph.D student in the area of VLSI design and technology. He is having two patents in his name in the area of microelectronics. He is an author of four books in the area of VLSI Design.